Pages • 4
Advanced At-Speed Emulation Using Synopsys Haps PlatformGrowing complexity and size of ASIC designs pose a great challenge to validate its functionality. Advancement in FPGA technologies in the past decade has enabled at-speed verification of multi-million gates SOCs through rapid prototyping. Emulation of such complex design requires optimal design partitioning, high-speed interconnects, balanced clock and reset.